HP 13255

PROCESSOR (8080A-2) MODULE

Manual Part No. 13255-91256

PRINTED

APRIL 15, 1981

DATA TERMINAL TECHNICAL INFORMATION





1.0 INTRODUCTION.

The Processor (8080A-2) Module functions as the main controlling unit for the terminal. The processor fetches instructions from memory and performs I/O operations on other modules attached to the terminal data bus (Backplane Assembly). The 8080A-2 processor Module has the capability of accessing either the standard backplane bus or a special top plane bus defined later in this section.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Processor (8080A-2) Module is contained in tables 1.0 through 5.1.

Table 1.0 Physical Parameters

Part Number	Nomenclature	Size (L x W x D) +/-0.100 Inches	Weight (Pounds) ========			
02640-60256	Processor (8080A-2) PCA	12.5 x 4.0 x 0.5				
Number of Backplane Slots Required: 1						

HP 13255

PROCESSOR (80804-2) MODULE

Manual Part No. 13255-91256

PRINTED

APRIL 15, 1981

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1980 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 254XX DATA TERMINAL product series Technical Information Package (HP 13255).

1.0 INTRODUCTION.

The Processor (8080A-2) Module functions as the main controlling unit for the terminal. The processor fetches instructions from memory and performs I/O operations on other modules attached to the terminal data bus (Backplane Assembly). The 8080A-2 Processor Module has the capability of accessing either the standard backplane bus or a special top plane bus defined later in this section.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Processor (8080A-2) Module is contained in tables 1.0 through 5.1.

Table 1.0 Physical Parameters

:							
	Part Number	Nomenclature	Size (L x W x D) +/-0-100 Inches	Weight (Pounds)			
	02640-60256	Processor (8080A-2) PCA	12.5 x 4.0 x 0.5				
	Number of Backplane Slots Required: 1						

Table 2.0 Reliability and Environmental Information

==:	::::::::::::::::::::::::::::::::::::		====	====	=====		======			=====	=====	=====
 	Environmenta:	ı: (. x)	нр с	lass	в () 01	ther:				1
! ! !	Restrictions:	Туре	test	ed at	prod	uct level						1
i =:			:===:	====	22222	=======	=====	:=====			=====:	i ! !====!
j -		Failure	Rat	e:	1.267	(perce	nt pe	r 1000	hours)			! !

Table 3.0 Power Supply and Clock Requirements - Heasured (At +/-5% Unless Otherwise Specified)

+5 Volt Supply a 300 mA	 +12 Volt Supply @ 60 mA	-12 Volt Supply a 2 mA	+42 Volt Supply +42 Volt Supply a mA NOT APPLICABLE
115 vo	- 	=====================================	
NOT APP	=======================================	NOT APPL	

Table 4.0 Jumper Definitions

•	Function 1					
PCA						
Designation	In In	Out				
3683333333333333						
MSBI	Do Not Invert ADDR14 and ADDR15	Invert ADDR14 and ADDR15				
11	 Disable external interrupt input 	Enable ext. interrupt input				
CTUI	Enable CTU Interrupts	Disable CTU Interrupts				
DCI	 Enable Datacomm Interrupts 	Disable Datacomm Interrupts				
PAE	Enable PROC ACTIVE Driver	Disable PROC ACTIVE Driver				
HLTE	 Allow RUN/Halt From RUN Line 	RUN Always, No. Halt				
POLL	Allow Assertion of POLL	Do Not Allow Assertion of POLL				
1	1 ====================================	,				

5.0 Connector Information

	=======================================	
Connector	Signal	Signal
1 and Pin No.	Name	Description 1
==========	•	
P1. Pin 1	· +5V	+5 Volt Power Supply
-2	GND	Ground Common Return (Power and Signal)
-3	SYS CLK	4.915 MHz System Clock
-4	-12V	-12 Volt Power Supply
-5	ADDRO	Negative True, Address Bit 0
-6	ADDR1	Negative True, Address Bit 1
-7	ADDR2	Negative True, Address Bit 2
-8	ADDR3	Negative True, Address Bit 3
-9	ADDR4	Negative True, Address Bit 4
-10	ADDR5	Negative True, Address Bit 5
-11	ADDR6	Negative True, Address Bit 6
-12	ADDR7	Negative True: Address Bit 7
-13	ADDR8	Negative True, Address Bit 8
-14	ADDR9	Negative True, Address Bit 9
-15	ADDR10	Negative True, Address Bit 10
-16	ADDR11	Negative True, Address Bit 11
-17	ADDR12	Negative True, Address Bit 12
-18	ADDR13	Negative True: Address Bit 13
-19	ADDR14	Negative True, Address Bit 14 Negative True, Address Bit 15
-20 -21	1 1/0	Negative True, Input Output/Memory
-21	I GND	Regarive True, Input Output/Hemoly
-22	1 240	1 0.0000 000000 000000 00000 0000 0000000

Table 5.0 Connector Information (Cont'd.)

	lable 5.0	Connector intormation (Cont'd.)
Connector and Pin No.	Signal Name	Signal Description
P1. Pin A	GND	Ground Common Return (Power and Signal)
-в	POLL	Negative True, Polled Interrupt Identification Request
-с	+12V	+12 Volt Power Supply
-D	PWR ON	System Power On
-E	BUSO	Negative True, Data Bus Bit 0
-F	BUS1	Negative True, Data Bus Bit 1
-н	8 052	Negative True, Data Bus Bit 2
-J	BUS 3	Negative True, Data Bus Bit 3
-к	BUS 4	Negative True, Data Bus Bit 4
-L	BUSS	Negative True, Data Bus Bit 5
-м	<u>8086</u>	Negative True, Data Bus Bit 6
-N	B US 7	Negative True, Data Bus Bit 7
-Р	WRITE	Negative True, Write/Read Type Cycle
-R	ATN2	Negative True, CTU and Polled Interrupt Request
-s	TIAW	Negative True, Wait Control Line
-т	PRIOR IN	Bus Controller Priority In
-ט	PRIOR OUT	Bus Controller Priority Out
-v	PROC ACTIVE	Negative True, Processor Active (Controlling Bus)
-u	BUSY	Negative True, Bus Currently Busy (Not Available)
-х	RUN	Allow Processor to Access Bus
-4	REQ	Negative True, Request (Bus Data Currently Valid)
-z	ATN	Negative True, Data Comm Interrupt Request

Table 5.1 Connector Information

	lable 5.	
Connector	Signal Name	Signal Description
P3, Pin 1	GND	Ground
- 2	ADORO	Address Bit 0
- 3	ADDR1	Address Bit 1
- 4	ADDR2	Address Bit 2
- 5	ADDR3	Address Bit 3
- 6	ADDR4	Address Bit 4
- 7	ADDR5	Address Bit 5
- 8	ADDR6	Address Bit 6
- 9	ADOR7	Address Bit 7
-10	ADDR 8	Address Bit 8
-11	ADDR9	Address Bit 9
-12	ADDR10	Address Bit 10
-13	ADDR11	Address Bit 11
-14	ADDR 12	Address Bit 12
-15	ADDR13	Address Bit 13
-16	ADDR14	Address Bit 14
-17	ADOR15	Address Bit 15
-18	TOP ACTIVE	Negative True, (Low) Indicates Top Plane Module Address Recognition. (High Causes a Bottom Plane Bus Cycle)
-19	READ	High Indicates Top Plane Bus Data Should Be Gated On
-20	WRITE	High Indicates Top Plane Bus Data is Valid
-21	SYNC.PHASE1	Positive Pulse of 100 nSec at Beginning of Processor Major Cycle
-22	GND	 Ground

Table 5.1 Connector Information (Cont'd.)

Connector	Signal	Signal		
and Pin No.	Name	Description		
=======================================				
1 P3, Pin A	. GND	Ground		
İ		1		
-B	OBITO	Data Bit O		
!				
j -c	08IT1	Data Bit 1		
!				
-D	DBIT2	Data Bit 2		
-E	1 1 081T3	l Data Bit 3		
	neria	poata bit 5		
-F	DBIT4	l Data Bit 4		
	1	1		
і -н	DBIT5	Data Bit 5		
i	1			
i -J	08176	Data Bit 6		
j		1		
j -ĸ	DBIT7	Data Bit 7		
1				
j -L	INT60	Negative True, (Low) Causes Processor		
ļ		Interrupt Request to Address 60 (octal)		
1 -M	 Β•S•]		
-7	1 0.3.	Allows paging in 64K blocks.		
•	:	1		
-N	TOP WALT	Negative True, (Low) Causes Processor		
		Wait States to Synchronize Processor		
Ĭ	•	With Slow Memories		
i	i	i		
· -Р	1/0	Negative True, (Low) Indicates		
Ì	ĺ	(A15 A14 A13 A12) = (1000)		
	=======================================			

Table 5.1 Connector Information (Cont'd.)

=====	=======================================		
	nnector	Signal	Signal 1
and	Pin No.	Name	Description
]=====			
	-R	SYNC	High Indicates Processor Status is Valid on Top Plane Data Bus
1	- s	HLTA	High Indicates Processor is Halted
1	-1	MO	High Indicates Write or Output Cycle
1	- U	DISABLE ROM	High Indicates Future Read Cycles Should Be Acknowledged by RAM, not ROM
I I	-v	POLL	High Indicates That Devices With Inter- rupts Pending Should Assert Their ID
1		1	Code on Data Bus During Next 1/0 . READ
		1	(Same as Bottom Plane POLL)
	-11	STACK	High Indicates Current Processor Cycle is a Stack Access, Either Read or Write
1	X	MEMR	High Indicates Current Cycle is a Memory Read
	Y	TOP SO SLOW	Negative True: (Low) Causes Current Processor Clock Cycle to be 500 nSec Instead of Usual 400 nSec Cycle
1	- Z	GND	Ground
=====			

3.0 FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 2), the timing diagrams (figures 3, 4, and 5), the component location diagram (figure 6), and the parts list (02640-60256) located in the appendix.

The 8080A-2 Processor PCA is the main controller in the terminal. It consists of a clock generator, bus controller, data and address bus drivers/receivers, priority interrupt, input/output, address bit invert, ready latch, and status latch functional blocks.

- 3.1 CLOCK GENERATOR.
- 3.1.1 The clock generator runs from the 4.915 MHz bus System Clock which is first doubled, then divided by either 4 or 5 (U211) to produce the 2-phase non-overlapping clock required by the 8080A-2. The clock generator divides by 4 to give a 400-nanosecond clock cycle, and by 5 to give a 500-nanosecond cycle. The decision to generate a long cycle is

made at the beginning of PHASE2 by monitoring the TOP GO SLOW signal (P3, Pin Y). Top plane memories or devices with long access time may pull this line low when they desire access times of more than 400 but less than 500 nanoseconds. If a module wants more than 500 nanoseconds

it must resort to use of the TOP WAIT line, which will cause access time to be stretched out by increments of 400 nanoseconds until the line is released.

The clock generator will generate only 500 nanosecond cycles if test point 4 (labeled SLOW) is grounded. This is a convenience when the INTEL ICE-80 test chip is to be used with the processor since the ICE-80 is specified at 500 nanoseconds minimum clock period.

3.1.2 The bus System Clock (4.915 MHz) on P1, Pin 3 is buffered by U38, Pin 6 and goes to the clock doubler (U111, Pins 11, 12, and 13) and to U411, Pins 3, 4, 5, and 6. U411, Pin 4 drives discrete delay line L1-C6 which is buffered by U411, Pins 5 and 6. U411, Pin 6 drives exclusive OR U111, Pin 13 which compares the clock with the delayed (by 50 nanoseconds) clock to produce a 50 nanosecond pulse for every clock edge, either positive going or negative going.

This doubled clock drives the clock divider U211, Pin 2 which is connected as a synchronous divider selectable between divide-by-4 and divide-by-5. The counter cycles up to state 9, then CARRY (U211, Pin 15) enables a synchronous load (U211, Pin 9) on the next clock. The

parallel data inputs are set to either 5 or 6 depending upon the long/short select signal from U511, Pin 4, which is the AND of 8080A-2 SYNC and TOP GO SLOW (P3. Pin Y).

The CARRY output U211, Pin 15 during state 9 is the TTL PHASE1 clock, and the complemented QD during all states except 8 or 9 forms the TTL PHASE2 clock, both of which are stepped up to 12 volts by U51, the 75322 clock driver.

- 3.2 BUS CONTROLLER.
- The bus controller request latch stretches the bus cycle request out of the 808JA-2, and is cleared when the cycle has been initiated. Since the keyboard does not pull WAIT and cannot withstand minimum REO cycles, the shortest REO cycle generated by the processor board is 400 nanoseconds giving a minimum bus cycle of 800 nanoseconds.

The RUN and PROC ACTIVE signals can be disabled by jumpers to allow multiple processors on the same bus, where only one can be the main system processor.

3.2.2 Memory or I/O accesses are ANDed with PHASE1 and TOP ACTIVE to request a backplane bus cycle. This request is latched by U49, Pins 4, 5, and 6 and U59, Pins 1, 2, and 8 through 13. The latch is cleared by PWR ON (U34, Pin 11) or Bus Request Acknowledge (U59, Pin 9 from U410, Pin 9).

If RUN is enabled either by being high on P1, Pin X or if W7 is open, then the latch output is allowed to set U510, Pin 6 at the next negative bus clock edge. This pulls down on PRIOR OUT (U511, Pin 11 and P1, Pin U). As soon as PRIOR IN goes high, at the next clock U510, Pin

8 is set. This pulls BUSY on P1, Pin W and pulls on PROC ACTIVE (P1, Pin V) if W6 is installed. In addition, address is driven onto the bus

and data if it is a write cycle. One clock later REQ is pulled low when U410, Pin 8 sets. This state is held as long as WAIT is held low.

The input request latch has now been cleared (U59, Pin 12). When WAIT goes high U510, Pin 8 will go off at the next clock, ending request and latching read data (U38, Pin 3) to U21, Pin 11. One clock later the

address and data are removed from the bus, PROC ACTIVE goes high, and the cycle has been completed.

- 3.3 DATA AND ADDRESS BUS DRIVERS/RECEIVERS.
- 3.3.1 The bottom bus data is latched at the end of REQ to hold it until the 8080A-2 is ready for it. This allows holding the bottom bus the minimum time and also provides the 200 nanoseconds address hold time required by the bottom bus protocol. All outputs are driven by 74LS38's (U12, U23, U45, U46, U58, U61, and U62).
- 3.3.2 The backplane bus read data is latched at the end of REQ by U38, Pin 3 which generates a REQ signal in parallel with that put onto the bus by U58, Pin 11. This insures that the data has been latched up before the responding module can remove the data from the bus. During DBIN of a bottom bus read or input operation, the U11 data is driven onto the 8080A-2 data bus by U22 and U24. This also accomplishes the inversion required between the negative logic backplane bus and the positive logic 8080A-2 data bus.
- 3.3.3 Since the standard 8080A-2 has an input voltage threshold of about 3.3 volts, the standard TTL high output voltage of about 3 volts does not provide any noise immunity. Therefore, all 8080A-2 pins which are used as driven inputs have been provided with pullup resistors (4.7K) to insure that the signals rise to a full 5.0 volts, thus providing about 1.5 volts of noise immunity. The driving gate is in some cases a TTL totem pole and the active pullup functions to rapidly drive the signal up to 3 volts, and the pullup resistor then pulls the signal more slowly up to 5 volts. Since U22 and U24 are open-collector gates, the pullups are always needed there. However, RESET, READY, and INT are driven by totem pole outputs, and the pullup resistors could be eliminated from those signals if an 8080A were to be used, since it would have an input threshold of about 1.6 volts, and thus acceptable noise immunity would be available without the extra resistors.

- 3.4 PRIORITY INTERRUPT.
- 3.4.1 The 8080A-2 supports hardware vectored priority interrupt on five levels. This has been allocated as follows:

PRIORITY	INTERRUPT ADDR	SOURCE	CAN FIRMWARE	DISABLE?
Lowest				
	30	10 mSec Timer	Yes	
	40	Data Comm PCA's	Yes	
	50	Cartridge Tape	No	
	60	Top Plane	No	
Highest	70 Int. 1	n Test Point	No	

The interrupts from data comm and the CTU have jumpers and can be disabled for multiprocessor applications. The timer, and data comm interrupts may be firmware disabled by an output instruction. The disables provide a method of masking undesired interrupts so that interrupts may be re-enabled during processing of interrupt of intermediate priority. Lower priority interrupts are masked off at entry to the interrupt processing routine, then interrupts are enabled, thus providing that higher priority (i.e., unmasked) interrupts may be acknowledged. Subsequent interrupts from the device currently being processed may be considered either higher or lower than the interrupt currently being processed, according to whether it itself is masked.

The POLL line can be driven by firmware and indicates to pollable interrupting devices with pending interrupts that they should identify themselves during the next bus input operation. They do this by ANDing

POLL, I/O, REQ, and WRITE and use this signal to pull one bus data line low.

Interrupt requests are passed through the priority request holding latches (U310 and U311) to the priority encoder (U39) and then through U27, Pins 6, 3, and 8 drivers onto the 8080A-2 data bus bits 3, 4, and 5. The purpose of the request latches is to insure that the priority encoder output is stable during the INTA cycle when the request is interpreted as an address. The INTA (U25, Pin 2) signal disables the latch inputs, thus holding whatever requests were pending just previous to INTA. Whatever interrupts are pending at INTA time, the priority encoder puts out the code for the highest priority pending request, which is then gated by DBIN onto the 8080A-2 data bus.

- 3.4.3 Two of the interrupt sources may be disabled (masked) by a firmware output instruction. Data bits 4, and 5 mask certain interrupts as shown in the MODE BIT coding table. The disable signals from the output data latch U26 go to U210 to prevent the interrupt requests from reaching the request latches U311, U310.
- 3.4.4 U110, U19, and U18 form a divide-by-49152 circuit which divides the 4.9152 MHz SYS CLK down to 100 Hz (10 millisecond period).

At PWR ON, U26, Pin 2 will be set low holding the timer reset by driving U110, Pin 4 and 10 and then through U28, Pin 3 and 4 to U18, Pin 2 and 12 and U19, Pin 2 and 12.

When U26, Pin 2 is set high the timer begins counting CLK pulses. After 10 milliseconds have gone by U18, Pin 10 will go low, U28, Pin 6 will go high and U29, Pin 6 will set (go low) if U26, Pin 5 has been set high. The signal goes through interrupt disable gate U210, Pin 5 to U311, Pin 7 thus entering an interrupt request to the processor.

After the interrupt is acknowledged it is necessary to set U26, Pin 5 low and then high to enable U29, Pin 6 to respond to the next period.

If a precise single interval is desired, U26, Pin 2 must be driven low and then high. The interrupt will occur 10 milliseconds after U26, Pin 2 goes high.

- 3.5 INPUT/OUTPUT.
- 3.5.1 To provide strobes required by existing modules, I/O is mapped out of memory address space. Memory references between 32K and 36K (A15 through A12 = 1000) are interpreted by the hardware as I/O operations

and cause the I/O bus line to be pulled during the bus cycle.

This address space may be used for memory if the I/O disable bit is used (see MODE BIT table in section 3.5.2) . For firmware writing simplicity, address bits 8 and 4 are interchanged during an I/O operation. This results in module address being mapped as follows:

FIRMWARE ADDRESS	BUS Signal	BUS PIN Name
		222223
A11	M2	ADDR11
A10	M1	ADDR 10
A9	MO	ADDR9
A8	M3	ADDR4
A4	STROBE	ADDRS

3.5.2 I/O input involves a memory read with a logical address of

A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 1 0 0 0 M2 M1 M0 M3 X X X X X X X X

where N is module address and X is strobe pattern. I/O output involves a memory write analogous to the read. The 8080A-2 Input instruction is never used and the 8080A-2 Dutput instruction is used to set processor conditions. The 8080A-2 DUT <X> instruction puts the contents of the accumulator into the MODE latch. These bits are interpreted as follows:

MODE	BIT	MEANING
0		1 = Timer running
1		0 = Timer interrupt acknowledged 1 = Timer re-enable
2		1 = Bank Select Bit
3		1 = I/0 space disabled (may be used for memory) $0 = I/0$ enabled
•		1 = Data comm interrupt held off
5		1 = Timer interrupt held off
6		1 = Poll interrupts (read with next input operation)
7		1 = Disable top plane ROM

W1 controls whether A15 and A14 are inverted. The actual inversion is done by U111, Pins 1, 2, and 3, and U111, Pins 10, 9, and 8 if W1 is out. If W1 is in; then no inversion takes place. Note that the inverted bits are also sent to the top plane.

3.5.3 The portion of memory space between 32K and 36K (decimal) is defined as I/O space. Hemory operations referencing addresses within this range are translated into I/O operations by the hardware. The detection is done by U36, Pins 8, 9, and 10, U28, Pins 12 and 13, and U48, Pins 1, 2, 12, and 13. This signal (U48, Pin 12) is high for addresses falling

within the I/O space and is used to drive the $\overline{\text{I/O}}$ line on both the backplane and the top plane (unless disabled by the MODE BIT 3).

Additionally, the I/O signal causes exchanging of address bits ADDR4

and ADDR8 on the backplane only (no exchange on the top plane). This exchange is done by U31, controlled by U48, Pin 12 and is done to make firmware source code easier to read. This has the effect of putting I/O module addresses into logical address bits All AlO A9 A8.

U26 is the MODE latch. It holds 1 byte which is settable from the firmware, to determine various operating modes of the processor board/top plane combination, to disable certain interrupts, select banks and to acknowledge timer interrupts. It is

loaded during WR time of an Out instruction. Byte 2 of the Out instruction is not examined and can be considered a don't care condition. It should probably be set to "O".

3.6 ADDRESS BIT INVERT. To maintain firmware compatibility with the 02640-60009 DMA PCA through the 8080A-2, the two most significant address bits (A15 and A14) may be inverted (if W1 is removed). This allows the top word of display memory to be addressed as though it were at the top of logical memory. This results in the following mapping:

LOGICAL MEMORY	PHYSICAL MEMORY
(PROGRAM ADDR)	(JUMPER ADDR)
0-16K	48K-64K
16K-32K	32K-48K
32K-36K (I/O)	16K-20K
36K-48K	20K-32K
48K-64K (DISPLAY)	0-16K

If W1 is installed no inversion takes place and no unused mapping is done, but this assumes the 16-bit DMA PCA (02640-60124).

- 3.7 READY LATCH.
- 3.7.1 The READY signal is sampled at the beginning of PHASE2 to provide a suitable set-up interval. When a bus cycle is requested READY goes low at PHASE1 rise, and when the maiting condition is over, READY will go high at the next rise of PHASE2. With a minimum bottom bus cycle of 800 nanoseconds this will cause two 8080A-2 Wait states (1 microsecond). Top plane cycles may result in 0, 1, or more Wait states. Top plane accesses which cause 0 Wait states require memory access times of approximately 500 nanoseconds or less.
- 3.7.2 The ready latch U29, Pin 9 is used to hold off the 8080A-2 while slow responding devices catch up. The latch is set during PHASE1 either if the cycle is a bottom bus cycle (U48, Pins 10 and 11) or a slow top

plane bus cycle (U48, Pin 9). Once the latch has been set, the TOP

WAIT signal must go away during a PHASE2 so that the latch can cleare since it is sampled continuously while the 8080A-2 is in a Wait state (U33, Pin 24). The latch is cleared at the beginning of PHASE2 of the next cycle after the wait condition is removed. The READY signal is pulled up by 4.7K (R1, Pin 5).

- 3.8 STATUS LATCH. U25 holds the 8080A-2 status byte which is sent out during SYNC of each processor execution cycle (multiple clock cycles). These bits identify the type of cycle which is about to be done, whether memory, output, input, stack, interrupt, or halt. This information determines whether a bus cycle will be requested, or whether an opcode (RST) should be jammed, or whether the data output latch should be loaded.
- 4.0 TOP PLANE BUS.
- 4.0.1 To allow use of fast memory, provision is made for accessing memory through P3, over a top plane bus. The 8080A-2 puts valid addresses on the top plane less than 120 nanoseconds before the beginning of

PHASE1. If no response has been received on TOP ACTIVE (P3, Pin 18) by the beginning of PHASE1, a bottom bus cycle is initiated. Thus top

plane memories must recognize their addresses and pull on TOP ACTIVE within 120 nanoseconds to indicate their presence.

The TOP WAIT signal functions analogously to the bottom bus WAIT. It is anticipated that this would be used during refresh of a dynamic RAM

on the top plane. The TOP GO SIOW signal (P3, Pin Y) provides for slow ROM by allowing an addressed top plane module to ask for a 500 nanosecond processor clock cycle instead of a 400 nanosecond cycle. This means that 100 nanoseconds is added to the processor clock cycle in the cycle following the assertion of SYNC by the 8080A-2. Cycles following the first slow one will be 400 nanosecond cycles. Thus a slow top plane module has the choice of asking for a 100 nanosecond slowdown via

TOP 60 SLOW, or a 400 nanosecond slowdown via TOP WAIT.

The top plane bus accessed through P3 of the 8080A-2 Processor PCA is intended as a high speed path to program memory, bypassing the 800 nanosecond minimum wait of the backplane bus.

4.0.2 To minimize the need for jumpers and fixed memory allocations, a handshake method is used allowing the processor to determine without loss of time, whether a given word of memory is accessible over the top plane bus. During processor cycle T1, PHASE1, the processor puts valid addresses onto the top plane. A memory module which recognizes

its addresses must pull down the TOP ACTIVE line (P3, Pin 18) within

120 nanoseconds of address recognition. If TOP ACTIVE is still high by T2. PHASE1, the processor assumes the addressed memory is not accessible on the top plane and initiates a request for a backplane bus cycle at the same memory address.

4.0.2.1 Although the primary application of the top plane is program ROM

access, it has provisions for I/O and RAM as well. The TOP WAIT line (P3, Pin N) can be used to cause an 8080A-2 Wait state (or more than 1) if it is pulled low at the same time the address is recognized. This line is also sampled at T2, PHASE1 and uses the same ready latch as the

backplane bus. Thereafter, TOP WAIT is sampled continuously as long as the 8080A-2 is in the Wait state. This permits processor holdoff dur-

ing a refresh or slow I/O operation. The TOP GO SLOW line can be used by slow memory modules to force a longer than normal clock cycle during access. This gives a 500 nanosecond access time requirement instead of the usual 400 nanoseconds. The timing is the same as for


TOP ACTIVE.


4.0.2.2 If refreshing is done immediately following memory access during M1 (processor Fetch cycle), no conflict will occur since a minimum of 1 microsecond is available. To enable refresh during Halt the HLTA status bit is available to switch refresh modes (P3, Pin S). For RAM, W0 is brought to P3, Pin T indicating that a write is to be done. The WRITE signal on P3, Pin 20 is completely overlapped by address data and W0, and should be used to do the actual writing. The READ line on P3, Pin 19 indicates when data should be gated onto the data bus (P3, Pin B to P3, Pin K). In cases where a ROM loader is to load RAM in the same memory space, a DISABLE ROM line (P3, Pin U) is provided which can be set by firmware. When this line is high it is intended that read operations should be directed at RAM rather than ROM.


There is one more programmable line, POLL on P1, pin B.


Interrupt line, INT60 (P3, Pin L) is provided to allow future capability enhancements.


4.0.2.3 The I/O line (P3, Pin P) is the decoded high order address (A15 A14 A13 A12 = 1000) portion of memory space allocated to I/O operations and is provided to simplify decoding of I/O device addresses in the future. The end pins (P3, Pin 1, 22, A, and Pin Z) are grounded on the 8080A-2 Processor PCA. Top plane modules may monitor any of these pins to determine if the top plane is installed. If the top plane is removed, such modules should respond to accesses from the backplane instead. This allows a mode where all transfers take place over the backplane, for diagnostic purposes.














Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	02640-60256	8	1	PROCESSOR-PCA DATE CODE: A-2121-42	28480	02640-60256
C1 C2 C3 C4 C5	0180-0228 0160-0174 0150-0121 0180-0228 0160-0174	6 9 5 6 9	3 2 1	CAPACITOR-FXD 22UF+-10% 15VDC TA CAPACITOR-FXD .47UF +80-20% 25VDC CER CAPACITOR-FXD .1UF +80-20% 50VDC CER CAPACITOR-FXD 22UF+-10% 15VDC TA CAPACITOR-FXD .47UF +80-20% 25VDC CER	56289 28480 28480 56289 28480	150D226X9015B2 0160-0174 0150-0121 150D226X9015B2 0160-0174
C6 C7 C8 C9 C10	0160-0938 0160-2204 0160-2055 0160-2055 0160-2055	3 0 9 9	1 1 9	CAPACITOR-FXD 1000PF +-5% 100VDC MICA CAPACITOR-FXD 100PF +-5% 300VDC MICA CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER	28480 28480 28480 28480 28480 28480	0160-0938 0160-2204 0160-2055 0160-2055 0160-2055
C11 C12 C13 C14 C15	0160-2055 9160-2055 0160-2055 0160-2055 0160-2055	9 9 9 9		CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER	28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055
C16 C17	0160-2055 0180-0228	9		CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD 22UF+-10% 15VDC TA	28480 56289	0160-2055 150D226X9015B2
CR1	1902-3092	1	1	DIODE-ZNR 4.99V 2% DO-35 PD=.4W	28480	1902-3092
E1 E2 E3 E4 E5	0360-0124 0360-0124 0360-0124 0360-0124 0360-0124	3 3 3 3 3	6	CONNECTOR-SGL CONT PIN .04-IN-BSC-SZ RND CONNECTOR-SGL CONT PIN .04-IN-BSC-SZ RND CONNECTOR-SGL CONT PIN .04-IN-BSC-SZ RND CONNECTOR-SGL CONT PIN .04-IN-BSC-SZ RND CONNECTOR-SGL CONT PIN .04-IN-BSC-SZ RND	28480 28480 28480 28480 28480	0360-0124 0360-0124 0360-0124 0360-0124 0360-0124
E6	03600124	3		CONNECTOR-SGL CONT PIN .04-IN-BSC-SZ RND	28480	0360-0124
L1	9140-0114	4	1	INDUCTOR RF-CH-MLD 10UH 10% .166DX.385LG	28480	9140-0114
R1 R2 R3 R4 R5	1810-0125 1810-0132 1810-0125 0683-1025 0683-1025	0 9 0 9	2 1 3	NETWORK-RES 8-SIP4.7K OHM X 7 NETWORK-RES 9-SIP500.0 OHM X 8 NETWORK-RES 8-SIP4.7K OHM X 7 RESISTOR 1K 5X .25W FC TC=-400/+600 RESISTOR 1K 5X .25W FC TC=-400/+600	28480 91637 28480 01121 01121	1810-0125 CSP09C-07-501J 1810-0125 CB1025 CB1025
R6 R7 R8 R9 R10	0693-1025 0683-4725 0683-4715 0683-1015 0683-1015	9 2 0 7 7	1 1 2	RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 4.7K 5% .25W FC TC=-400/+700 RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 100 5% .25W FC TC=-400/+500 RESISTOR 100 5% .25W FC TC=-400/+500	01121 01121 01121 01121 01121 01121	CB1025 CB4725 CB4715 CB1015 CB1015
S1	3101-1794	0	1	SWITCH-TOGGLE 7-14 NS	28480	3101-1794
U11 U12 U18 U19 U21	1820-2102 1820-1209 1820-1464 1820-1464 1820-1199	8 4 3 3	2 10 2 2	IC LCH TTL LS D-TYPE OCTL IC BFR TTL LS NAND QUAD 2-INP IC CNTR TTL BIN ASYNCHRO NEG-EDGE-TRIG IC CNTR TTL BIN ASYNCHRO NEG-EDGE-TRIG IC INV TTL LS HEX 1-INP	01295 01295 01295 01295 01295 01295	SN74L8373N SN74L838N SN74393N SN74393N SN74L804N
U22 U23 U24 U25 U26	1820-1209 1820-1209 1820-1209 1820-2102 1820-1730	4 4 4 8 6	1	IC BFR TTL LS NAND QUAD 2-INP IC BFR TTL LS NAND QUAD 2-INP IC BFR TTL LS NAND QUAD 2-INP IC LCH TTL LS D-TYPE DCTL IC FF TTL LS D-TYPE POS-EDGE-TRIG COM	01295 01295 01295 01295 01295	SN74LS38N SN74LS38N SN74LS38N SN74LS373N SN74L8273N
U27 U28 U29 U31 U33	1820-1209 1820-1199 1820-1112 1820-1758 1820-2075	4 1 8 8 4	1 1 1	IC BFR TTL LS NAND QUAD 2-INP IC INV TTL LS HEX 1-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG IC DRUR TTL S CLOCK DRVR QUAD IC MISC TTL LS	01295 01295 01295 01295 04713 01295	SN74L838N SN74L504N SN74L874AN MC3248L SN74L8245N
U34 U35 U36 U37 U38	1820-1201 1820-1197 1820-1144 1820-1201 1820-1201	69666	4 1 2	IC GATE TTL LS AND QUAD 2-INP IC GATE TTL LS NAND QUAD 2-INP IC GATE TTL LS NOR QUAD 2-INP IC GATE TTL LS AND QUAD 2-INP IC GATE TTL LS AND QUAD 2-INP	01295 01295 01295 01295 01295	SN74LS08N SN74LS00N SN74LS02N SN74LS08N SN74LS08N
1139 U41 U43 U44 U45	1820-8987 1820-1470 1820-1701 1820-1049 1820-1209	3 1 1 0 4	1 1 1 2	IC ENCOR TTL L B-INP IC MUXE/DATA-SEL TTL LS 2-TO-1-LINE QUAD IC MICPROC NMOS 8-BIT IC BFR TTL NON-INV HEX IC BFR TTL LS NAND QUAD 2-INP	07263 01295 34335 01295 01295	93L18PC SN74LS157N AM9084A-2DC SN74367N SN74LS38N
U46 U47 U48 U49 U51	1820-1209 1820-1144 1820-1203 1820-0054 1820-1049	4 6850	1 1	IC BFR TTL LS NAND QUAD 2-INP IC GATE TTL LS NOR QUAD 2-INP IC GATE TTL LS AND TPL 3-INP IC GATE TTL HAND QUAD 2-INP IC BFR TTL NON-INV HEX	01295 01295 01295 01295 01295 01295	SH74LS38N SH74LS82N SH74LS11N SH740N SH74367N
U58 U59 U61 U62 U110	1820-1209 1820-1202 1820-1209 1820-1209 1820-1213	47440	1	IC BFR TTL LS NAND QUAD 2-INP IC GATE TTL LS NAND TPL 3-INP IC BFR TTL LS NAND QUAD 2-INP IC BFR TTL LS NAND QUAD 2-INP IC FF TTL LS J-K NEG-EDGE-TRIG PRESET	01295 01295 01295 01295 01295 01295	SN74LS38N SN74LS38N SN74LS38N SN74LS38N SN74LS38N

Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U111 U210 U211 U310 U311	1820-1211 1820-1208 1820-1429 1820-1411 1820-1411	8 3 0 0	1 1 1 2	IC GATE TTL LS EXCL-OR QUAD 2-INP IC GATE TTL LS OR QUAD 2-INP IC CNTR TTL LS DECD SYNCHRO IC LCH TTL LS D-TYPE 4-BIT IC LCH TTL LS D-TYPE 4-BIT	01295 01295 01295 01295 01295	SN74LS86N SN74LS32N SN74LS360AN SN74LS75N SN74LS75N
U410 U411 U510 U511	1820-1213 1820-0683 1820-1213 1820-1201	0 6 0 6	1	IC FF TTL LS J-K NEG-EDGE-TRIG PRESET IC INV TTL S HEX 1-INP IC FF TTL LS J-K NEG-EDGE-TRIG PRESET IC GATE TTL LS AND QUAD 2-INP	01295 01295 01295 01295 01295	SN74LS113AN SN74504N SN74LS113AN SN74LS08N
	1200~0552 8150-2333	3	1	SOCKET-IC 40-CONT DIP-SLDR WIRE 30 WHITE TFE	28480 28480	1200-0552 8150-2333
			,			
			•			
			<u> </u>			

2640	MANUFACTURERS CODE LIST	AS OF 0	7/07/81	
MFR				
NO.	MANUFACTURER NAME	ADDRESS		
01121	ALLEN-BRADLEY CO	MILWAUKEE	WI	:
01295	TEXAS INSTR INC SEMICOND CMPNT DIV	DALLAS	TX	7
04713	MOTOROLA SEMICONDUCTOR PRODUCTS	PHOENIX	AZ	{
07263	FAIRCHILD SEMICONDUCTOR DIV	MOUNTAIN VIEW	CA	•
28480	HEWLETT-PACKARD CO CORPORATE HQ	PALO ALTO	CA	9
34335	ADVANCED MICRO DEVICES INC	SUNNYVALE	CA	9
34649	INTEL CORP	MOUNTAIN VIEW	CA	9
52840	WESTERN DIGITAL CORP	NEWPORT BEACH	CA	9
56289	SPRAGUE ELECTRIC CO	NORTH ADAMS	MA	(
91637	DALE ELECTRONICS INC	COLUMBUS	NE	